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Abstract – In this paper a new time-interleaved 1.5-bit MDAC 
circuit is proposed. This circuit is well suited to be used in ultra 
low-power high-speed 4-to-8 bits pipeline ADCs. The required 
gain of two is implemented by switching a MOS capacitor from 
inversion into depletion within a clock-cycle. Low-power is 
achieved since no operational amplifiers are required but, in-
stead, simple source-followers are used. Simulation results of a 
complete front-end stage of a 6-bit 2-channel pipeline ADC 
demonstrate the efficiency of the proposed technique. 
 
I.  INTRODUCTION 
Next generation communications based on impulse radio 
Ultra-Wideband systems are targeted either for high data rate 
transfer or ultra-low power low data rate wireless sensor re-
ceivers [1]. In these applications, sampling-rates of the order 
of a few hundred mega-samples per second (MSPS) together 
with resolutions of about 6 bits are specified for the Analog-
to-Digital Converters (ADCs) [2]. 
Pipeline ADCs can achieve very high-speeds with low 
power dissipation. However, their energy efficiency is much 
dependent on the optimum resolution-per-stage, on the scal-
ing of the capacitance values and in the residue-amplifier 
topology used in the multiplying digital-to-analog converters 
(MDACs) of the pipeline stages. In closed-loop approaches, 
amplifiers with very high gain-bandwidth products have to be 
designed which dissipate a significant amount of power.  
Parallel pipeline ADCs have been used to achieve me-
dium resolutions at very high sampling rates [3, 4]. Also 
sharing some common blocks between two or more parallel 
ADCs, in a time-interleaved fashion can reduce the total 
power. The closed-loop multiply-by-two residue amplifiers 
usually integrated in the pipeline ADCs can be replaced by 
open-loop amplifiers [5, 6], reducing global size and power. 
However, it becomes mandatory to employ either digital 
gain-calibration [5] or employ replica circuits for implement-
ing global-gain control techniques [7]. 
The work presented here, shows for the first time, a mul-
tiply-by-two residue amplifier (MBTA) implemented by 
switching a MOS capacitor from inversion into depletion 
within a clock-cycle (parametric amplification) using a new 
MOSCAP parametric amplifier configuration. A complete 2-
channel interleaved 1.5-bit MDAC circuit based on this prin-
ciple is described. This circuit is well suited for ultra low-
power high-speed 4-to-8 bits pipeline ADCs. Moreover, low-
power is achieved since OPAMP based amplifiers are no 
longer required, and just simple source-followers are used for 
isolation between stages. 
In section II, the principle of the parametric amplification 
capability of a MOS capacitor (MOSCAP) is shown. In sec-
tion III, the new 2-channel 1.5-bit MDAC circuit is fully de-
scribed. Section IV shows the simulation results and Section 
V draws the final conclusions.  
 
II. LOW-GAIN AMPLIFICATION USING A MOS CAPACITOR 
The needed MBTA in 1.5-bit stages of pipeline ADC can 
be achieved by using the parametric MOS amplification de-
scribed in [8, 9] where a discrete-time amplifier was evalu-
ated. In this amplifier, the gain is set through the reduction of 
the total equivalent gate capacitance of a single MOSCAP 
device, while maintaining the total gate charge between the 
sampling and the amplification phase. As explained in [8, 9], 
the capacitance reduction of a MOSCAP can be achieved by 
moving it from inversion into depletion, as result of changing 
the control voltage (Vcontrol) applied to the drain from the 
lower power supply voltage (VSS) to the positive power sup-
ply (VDD), as shown in Figs.1 (a) and (b). 
 
Figure 1. (a) MOSCAP parametric amplifier; (b) MOSCAP implementation 
using 2 separated devices. 
The amplifier circuit operates as follows. During phase Ф1 
the input signal is sampled by M1a-M1b and a corresponding 
charge is stored. Considering that, in Ф2 both gate charges 
remain constant (gates are floating), the gate voltage will 
change by a gain of, approximately, gboxio CCvv = , where 
Cox is the total gate-oxide capacitance and Cgb is the gate-bulk 
capacitance during the amplification phase [9]. 
The main differences of the basic MOSCAP structure used 
here from the one used in [8, 9] lies on the fact that 2 half-
sized MOSCAPs are used instead of a single one and, on the 
other hand, their short-circuited sources are left floating.   
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The main advantage of this structure is that it decreases 
the total gate capacitance during the amplification phase 
since half of the value is left floating. Hence, the total loading 
capacitance in Ф2 is reduced by half, and amplification gains 
above 3 can now be easily achieved with an nMOS-type 
MOSCAP (nMOSCAP) which is of paramount importance to 
allow the practical implementation of an overall gain of 2 for 
a complete MDAC. A simulation of the obtainable gain is 
shown in Fig. 2 by electrical simulations of the circuit shown 
in Fig. 1.  
 
Figure 2.  Parametric amplifier gain as a function of the input DC level. 
Fig. 2 also shows that the achieved gain depends on the 
common-mode level of the input voltage reflecting on how 
well the MOS device is in inversion state during the sampling 
phase. Therefore an appropriate DC level should be carefully 
chosen. Another problem to be solved is related with the ex-
isting DC level-shifting that occurs when an nMOSCAP 
(C1N) changes from inversion into depletion. To avoid that 
during the amplification phase and since this level rises 
above VDD, an additional pMOS-type MOSCAP (pMO-
SCAP), C2P, should be added as shown in Fig. 3 in order to 
produce the opposite effect (negative DC level shifting). 
 
Figure 3. CMOS discrete-time amplifier with output level shift control. 
A first-order charge redistribution analysis applied to the 
described amplifier, results in an equation for the output volt-
age approximately given by 
1,
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where 2,111,1 φφ α NNCN CC ⋅= , 2,122,2 φφ α NP CC ⋅= , 2,13 φα NL CC ⋅=
,
2,141,2 φφ α NP CC ⋅=  and 321 αα ++=k .  
Parameter k models the gain reduction due to the load ca-
pacitance CL and C2P during phase Ф2. Parameter αC1N  re-
flects the capacitance variation from phase Ф1 to phase Ф2 for 
C1N. Parameter α2 represents the relation between C2P, during 
phase Ф2, and C1N in phase Ф1. The remaining parameters α3 
and α4 describe the ratio of CL and C2P in phase Ф2 with re-
spect to the value of C1N during phase Ф2. 
Equation (1) demonstrates that, besides a desired multiply-
ing factor, the output voltage has an offset component par-
tially controlled by the pMOSCAP. It also shows that the 
load capacitance, CL affects the final gain of the circuit and 
the output offset level (depending on how the voltage is ap-
plied to CL during Ф1, VCL,Ф1). To reduce this loading capaci-
tance effect, a simple source-follower can be inserted at the 
parametric output node. This source-follower is also useful to 
buffer the output when an amplifying stage is loaded by an-
other circuit or amplifier. Using the CMOS distcrete time 
amplifier represented in Fig. 3 it is possible to design an a 
1.5-bit MDAC and then finally a two channel time inter-
leaved 1.5-bit pipeline stage.  
III. 1.5-BIT 2-CHANNEL MDAC ARCHITECTURE AND DESIGN  
A. 1.5-bit 2-channel MDAC 
 
A complete 2-channel time-interleaved 1.5-bit pipeline 
stage is shown in Fig. 4 where, for simulation purposes, an 
ideal 1.5-bit quantizer (1.5-bit sub-ADC) is used. The pro-
posed 1.5-bit 2-channel MDAC comprises two fully-
differential MDACs (1 and 2) made of four single-ended 
MDACs (versions p (Fig. 5) and n named half-MDAC, re-
spectively for the positive and negative signal paths) and two 
source-follower circuits. As stated before, these buffers are 
required to isolate the loading effect of the next pipeline 
stage.  
Since the 1.5-bit MDAC operates in opposite phases, the 
two source-follower circuits are shared across channels. 
Moreover, this interleaved operation in time becomes possi-
ble by the discrete-time operation of the proposed MDACs 
and meets the requirements for high speed operation. A rep-
lica-bias circuit which, will be described later is used to pro-
vide the required bias voltage, Vbias, for the nMOS current 
sources in the source-followers. 
 
Figure 4.  Two-channel time-interleaved 1.5-bit pipeline stage comprising 
two fully-differential 1.5-bit MDACs. 
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The schematic of each 1.5-bit half-MDAC circuit is 
shown in Fig. 5 (in this case the p-type version is shown). 
Three switched MOSCAPs, CX, CY and CZ, always operating 
in inversion have been added. The addition and subtraction 
function of the 1.5-bit MDAC depends on the values of the 3-
bit X,Y,Z code (only one bit is enabled in each conversion 
cycle), which is provided by the 1.5-bit sub-ADC. 
Figure 5.  Internal 1.5bit half-MDAC single-ended circuit (p version). 
 
During phase Ф1, the input signal is sampled by C1, the 
negative reference voltage (Vrefn) is sampled by C2 and by CX 
and the positive reference voltage (Vrefp) is sampled by CY and 
by CZ. In the residue-amplification phase Ф2, the capacitance 
values of C1 and C2 decrease due to the change from inver-
sion into depletion region, but the capacitance values CX, CY 
and CZ remain unchanged. Depending on the value of the 
X,Y,Z code provided by the 1.5-bit sub-ADC block, during 
phase Ф2, only one of the capacitances CX, CY or CZ is se-
lected to be connected to the input of the corresponding 
source-follower for charge re-distribution. 
Applying, to this half-MDAC, the same methodology 
used for the parametric amplifier transfer function, results in 
a similar equation to (1) where new terms are added to take 
into account the charge re-distribution of CX, CY and CZ. Ad-
ditionally the k factor also includes the contribution of these 
MOSCAPs. Considering the differential MDAC implementa-
tion, the common-mode components present in (1) are re-
moved, resulting in a final expression for the differential 
voltage, Vod, at the inputs of the source-followers given by: 
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where 
2,111,1 φφ α CC C ⋅= ,  2,122,2 φφ α CC ⋅=   ,  2,13 φα CCL ⋅=  
2,141,2 φφ α CC ⋅=  , 2,15 φα CCXYZ ⋅=  5321 ααα +++=k  and  
)( 2,1 kCCk XYZDAC ⋅= φ . Transconductances gm1 and gsb1 represent, 
respectively, the main and body-effect transconductances of 
the main device of the source-follower (M1). 
In (2), it has been assumed that both half-MDAC have 
equally sized transistors and CX, CY and CZ are all nominally 
equal to CXYZ. A differential MDAC is then composed by two 
equal size half-MDACs, in which only X and Y signals ex-
change to implement the n-type version. 
Note that, due to the body-effect of the source-followers, 
their gain is smaller than one. Hence, to compensate this ef-
fect the complete 1.5-bit half-MDACs are adjusted and sized 
to have a gain factor exactly equal to two. 
B) Replica-bias circuit output common-mode control 
 
Another important aspect is that the output common-
mode voltage (VCMO) at the outputs of the source-followers 
can not vary too much in order to avoid DC accumulation 
errors in the subsequent pipeline stages. A replica-bias circuit 
as the one depicted in Fig. 6 is used to guarantee that VCMO 
is restored at the output of every 1.5-bit MDAC and adjusted 
to a proper value against process and supply variations. Note 
that a single replica-bias block can be used to bias all 
MDACs in the pipeline chain. It comprises two time-
interleaved half-MDACs connected to a same replica source-
follower. The average voltage at the buffer output is set and 
controlled by a negative feedback loop which includes a very 
simple amplifier. The objective is to replicate the operation of 
the differential MDAC and controlling the common mode 
voltage present at the MDACs buffers outputs through a bias-
ing voltage Vbias. As referred before, stabilizing the output 
common-mode component at the outputs of each stage pre-
vents biasing error propagation along the pipeline. Note that 
the OTA used here does not need a high bandwidth since it is 
not inserted in the main signal path. Therefore it can be de-
signed with minimum current. 
 
Figure 6.  Replica bias block used to generate Vbias for all source-followers. 
 
IV. SIMULATION RESULTS 
 
A fully-differential time-interleaved 1.5-bit MDAC has 
been designed in 130nm 1P-8M CMOS technology for a 
1.2V supply voltage. This MDAC was specially designed to 
meet the specifications of a front-end stage for a 2-channel 6-
bit 250 MS/s pipeline ADC. The adopted differential full-
scale input is 400 mVp-p and, to reduce the size of the 
switches, 1.0 V and 0.0 V are used for Vrefp and Vrefn, respec-
tively. The input and output common-mode-voltages are set 
to 0.65 V and 0.45 V, respectively.  
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For the switches connected to the input signals, asymmet-
rical CMOS transmission gates with dummy structures are 
used to minimize signal-dependent charge injection. All re-
maining switches are made only of single nMOS or pMOS 
devices. Very small source-followers are used with an input 
parasitic capacitance smaller than 50 fF and with a driving 
capability of a fixed load of 500 fF. 
Capacitors C1N, C2P and CXYZ are sized to have, in inver-
sion, a capacitance value of about 600 fF, 200 fF and 200 fF, 
respectively. These values are then fine-tuned by exhaustive 
simulations in order to obtain a precise gain of 2.0 in typical 
conditions and when Z is active. A channel length of 360 nm 
is used in all MOSCAPs to achieve low transition times when 
switching the MOSCAPs from inversion into depletion re-
gion (and vice-versa).  
Fig. 7 (a), (b) and (c) show the simulated conversion 
characteristic of the 1.5-bit MDAC for a slow differential 
input ramp signal and for 3 different process corners. A slow 
input ramp signal was used to obtain accurate simulations 
results but the 1.5-bit MDAC is working at full speed (250 
MS/s). Simulated gain error variation at the output is smaller 
than 3.2% (0.4 % of error in typical conditions and when Z is 
active) for all 3 corners. The complete 2-channel 1.5-bit 
MDAC core dissipates only 2.37 mW when operating at 250 
MS/s and at 1.2 V. The replica bias block dissipates 0.73 mW 
and the two source-followers dissipate only 0.49 mW. 
 
V.  CONCLUSIONS 
 
In this paper a new time-interleaved 1.5-bit MDAC circuit 
was proposed. This circuit is well suited for ultra low-power 
high-speed 4-to-8 bits pipeline ADCs. The gain of two was 
implemented by switching a MOS capacitor from inversion 
into depletion within a clock-cycle using a new MOSCAP 
configuration. Low-power was achieved since no operational 
amplifiers are required but, instead, simple source-followers 
are used. Simulation results of a complete front-end stage of 
a 6-bit 2-channel pipeline ADC demonstrated the efficiency 
of the proposed technique. 
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Figure 7: Simulations of the differential output of a 2-channel 1.5-bit MDAC 
for a differential input ramp signal: a) typical; b) Slow-case; c) Fast-case; 
 
 
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
0.0 0.5 1.0 1.5
[V]
time [ms]
Vod 
Vind
For Fast-Case 
ε < 3.2%
ε < 2.7% 
ε < 3.2%
c) 
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
0.0 0.5 1.0 1.5
[V]
time [ms]
Vod 
Vind
For Slow-Case 
b) 
ε < 1.7%
ε < 3.1% 
ε < 1.6%
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
0.0 0.5 1.0 1.5
[V]
time [ms]
Vod 
Vind
For Typical-Case 
a) 
ε < 2.6%
ε < 0.4% 
ε < 2.6%
254
Authorized licensed use limited to: UNIVERSIDADE NOVA DE LISBOA. Downloaded on July 07,2010 at 12:54:50 UTC from IEEE Xplore.  Restrictions apply. 
